mirror of
https://github.com/openwrt/openwrt.git
synced 2026-06-17 12:40:16 +04:00
John Audia
c252e6d3b1
Changelog: https://cdn.kernel.org/pub/linux/kernel/v6.x/ChangeLog-6.18.22 Removed upstreamed: ramips/patches-6.18/100-mips-ralink-update-CPU-clock-index.patch[1] Manually rebased: pending-6.18/361-Revert-MIPS-mm-Prevent-a-TLB-shutdown-on-initial-uni.patch All patches automatically rebased. 1. https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git/commit/?h=v6.18.22&id=a99f94e4f28a3c289bd397d521de1187b6320158 Build system: x86/64 Build-tested: x86/64-glibc Run-tested: x86/64-glibc Signed-off-by: John Audia <therealgraysky@proton.me> Link: https://github.com/openwrt/openwrt/pull/22890 Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
32 lines
1.1 KiB
Diff
32 lines
1.1 KiB
Diff
From f992b15965177e2f280fb6f41f292214f9a6f8d5 Mon Sep 17 00:00:00 2001
|
|
From: Pavan Chebbi <pavan.chebbi@broadcom.com>
|
|
Date: Tue, 10 Dec 2024 03:28:31 -0800
|
|
Subject: [PATCH] tg3: Fix DMA allocations on 57766 devices
|
|
|
|
The coherent DMA mask of 31b may not be accepted if
|
|
the DMA mask is configured to use higher memories of
|
|
64b. Set the DMA mask also to lower 32b for 57766
|
|
devices.
|
|
|
|
Fixes: 614f4d166eee ("tg3: Set coherent DMA mask bits to 31 for BCM57766 chipsets")
|
|
Reported-By: Rui Salvaterra <rsalvaterra@gmail.com>
|
|
Signed-off-by: Pavan Chebbi <pavan.chebbi@broadcom.com>
|
|
---
|
|
drivers/net/ethernet/broadcom/tg3.c | 4 +++-
|
|
1 file changed, 3 insertions(+), 1 deletion(-)
|
|
|
|
--- a/drivers/net/ethernet/broadcom/tg3.c
|
|
+++ b/drivers/net/ethernet/broadcom/tg3.c
|
|
@@ -17839,8 +17839,10 @@ static int tg3_init_one(struct pci_dev *
|
|
} else
|
|
persist_dma_mask = dma_mask = DMA_BIT_MASK(64);
|
|
|
|
- if (tg3_asic_rev(tp) == ASIC_REV_57766)
|
|
+ if (tg3_asic_rev(tp) == ASIC_REV_57766) {
|
|
+ dma_mask = DMA_BIT_MASK(32);
|
|
persist_dma_mask = DMA_BIT_MASK(31);
|
|
+ }
|
|
|
|
/* Configure DMA attributes. */
|
|
if (dma_mask > DMA_BIT_MASK(32)) {
|