mirror of
https://github.com/openwrt/openwrt.git
synced 2026-06-17 14:50:15 +04:00
airoha: an7581: w1700k: fix RTL8261N PHY boot failure with increased reset timing
Some W1700K and XR1701G boards with Realtek RTL8261N/RTL8261BE 10G PHYs fail to bring up the USXGMII link on cold boot. The PHY enters a bad state during initialization and the link stays down permanently until power cycle. Root cause: the GPIO reset assert/deassert timing (40ms/150ms) is too short for the RTL8261N to complete its internal firmware load. The OEM firmware uses 200ms/200ms. Increase both PHY reset timings to 200ms/200ms to match OEM values. Confirmed to fix intermittent boot failures on both W1700K (Gemtek) and XR1701G boards. Signed-off-by: Ryan Chen <rchen14b@gmail.com> Link: https://github.com/openwrt/openwrt/pull/22564 Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
This commit is contained in:
committed by
Hauke Mehrtens
parent
54d2b5d779
commit
7be78e718e
@@ -351,8 +351,8 @@
|
||||
compatible = "ethernet-phy-ieee802.3-c45";
|
||||
reg = <5>;
|
||||
reset-gpios = <&en7581_pinctrl 46 GPIO_ACTIVE_LOW>;
|
||||
reset-assert-us = <40000>;
|
||||
reset-deassert-us = <150000>;
|
||||
reset-assert-us = <200000>;
|
||||
reset-deassert-us = <200000>;
|
||||
interrupt-parent = <&en7581_pinctrl>;
|
||||
interrupts = <22 IRQ_TYPE_LEVEL_LOW>;
|
||||
realtek,pnswap-tx;
|
||||
@@ -363,8 +363,8 @@
|
||||
compatible = "ethernet-phy-ieee802.3-c45";
|
||||
reg = <8>;
|
||||
reset-gpios = <&en7581_pinctrl 31 GPIO_ACTIVE_LOW>;
|
||||
reset-assert-us = <40000>;
|
||||
reset-deassert-us = <150000>;
|
||||
reset-assert-us = <200000>;
|
||||
reset-deassert-us = <200000>;
|
||||
interrupt-parent = <&en7581_pinctrl>;
|
||||
interrupts = <23 IRQ_TYPE_LEVEL_LOW>;
|
||||
realtek,pnswap-tx;
|
||||
|
||||
Reference in New Issue
Block a user