openwrt-mirror/openwrt
1
0 Fork 0
mirror of https://github.com/openwrt/openwrt.git synced 2026-10-14 08:47:51 +04:00
Code Issues Packages Projects Releases Wiki Activity

airoha: an7583: disable all switch ports and PHYs by default

Browse Source 
Some boards only use some of them, so enable as necessary in the
board-level DTS.

Signed-off-by: Ziyang Huang <hzyitc@outlook.com>
[ adapted from commit 007aa5a51c ("airoha: disable all switch port and phy by default") ]
Signed-off-by: Daniel Schwierzeck <daniel.schwierzeck@gmail.com>
Link: https://github.com/openwrt/openwrt/pull/24264
(cherry picked from commit d2698d325b)
Link: https://github.com/openwrt/openwrt/pull/25090
Signed-off-by: Robert Marko <robimarko@gmail.com>
This commit is contained in:
Daniel Schwierzeck authored and Robert Marko committed 2026-09-15 16:34:42 +02:00
1 parent 455071bf77
commit fa5d5eefd5
3 files changed
+28 -24
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

target/linux/airoha/dts/an7583-evb-emmc.dts
+16
View File
@@ -252,6 +252,10 @@
status = "okay";
};
&gsw_port1 {
status = "okay";
};
&gsw_phy1 {
pinctrl-names = "gbe-led";
pinctrl-0 = <&gswp1_led0_pins>;
@@ -263,6 +267,10 @@
active-low;
};
&gsw_port2 {
status = "okay";
};
&gsw_phy2 {
pinctrl-names = "gbe-led";
pinctrl-0 = <&gswp2_led0_pins>;
@@ -274,6 +282,10 @@
active-low;
};
&gsw_port3 {
status = "okay";
};
&gsw_phy3 {
pinctrl-names = "gbe-led";
pinctrl-0 = <&gswp3_led0_pins>;
@@ -285,6 +297,10 @@
active-low;
};
&gsw_port4 {
status = "okay";
};
&gsw_phy4 {
pinctrl-names = "gbe-led";
pinctrl-0 = <&gswp4_led0_pins>;
target/linux/airoha/dts/an7583-evb.dts
+4 -24
View File
@@ -100,6 +100,10 @@
status = "okay";
};
&gsw_port1 {
status = "okay";
};
&gsw_phy1 {
pinctrl-names = "gbe-led";
pinctrl-0 = <&gswp1_led0_pins>;
@@ -111,30 +115,6 @@
active-low;
};
&gsw_port2 {
status = "disabled";
};
&gsw_port3 {
status = "disabled";
};
&gsw_port4 {
status = "disabled";
};
&gsw_phy2 {
status = "disabled";
};
&gsw_phy3 {
status = "disabled";
};
&gsw_phy4 {
status = "disabled";
};
&mdio_0 {
pinctrl-names = "default";
pinctrl-0 = <&mdio0_pins>;
target/linux/airoha/dts/an7583.dtsi
+8
View File
@@ -706,6 +706,7 @@
label = "lan1";
phy-mode = "internal";
phy-handle = <&gsw_phy1>;
status = "disabled";
};
gsw_port2: port@2 {
@@ -713,6 +714,7 @@
label = "lan2";
phy-mode = "internal";
phy-handle = <&gsw_phy2>;
status = "disabled";
};
gsw_port3: port@3 {
@@ -720,6 +722,7 @@
label = "lan3";
phy-mode = "internal";
phy-handle = <&gsw_phy3>;
status = "disabled";
};
gsw_port4: port@4 {
@@ -727,6 +730,7 @@
label = "lan4";
phy-mode = "internal";
phy-handle = <&gsw_phy4>;
status = "disabled";
};
port@6 {
@@ -751,6 +755,7 @@
compatible = "ethernet-phy-ieee802.3-c22";
reg = <9>;
phy-mode = "internal";
status = "disabled";
leds {
#address-cells = <1>;
@@ -774,6 +779,7 @@
compatible = "ethernet-phy-ieee802.3-c22";
reg = <10>;
phy-mode = "internal";
status = "disabled";
leds {
#address-cells = <1>;
@@ -797,6 +803,7 @@
compatible = "ethernet-phy-ieee802.3-c22";
reg = <11>;
phy-mode = "internal";
status = "disabled";
leds {
#address-cells = <1>;
@@ -820,6 +827,7 @@
compatible = "ethernet-phy-ieee802.3-c22";
reg = <12>;
phy-mode = "internal";
status = "disabled";
leds {
#address-cells = <1>;